Development of IA Beamformer using Packetized FX Correlator

by

PRANJALI CHUMBHALE SHREYA SHETTY

Under the guidance of

AJITHKUMAR B KAUSHAL BUCH



GIANT METREWAVE RADIO TELESCOPE NATIONAL CENTRE FOR RADIO ASTROPHYSICS TATA INSTITUTE OF FUNDAMENTAL RESEARCH KHODAD, DIST. PUNE - 410 504 MAHARASHTRA, INDIA July-November 2013

ACKNOWLEDGEMENTS

We would like to like to express our heartful thanks for the immense help received from all those who helped us make this Project a success.

We would like to wholeheartedly thank **Prof. Yashwant Gupta**, Dean, GMRT for sparing his valuable time and expertise and giving his support and guidance which was instrumental in achieving the successful completion of our project.

We would like to express our immense gratitude to the Group Co-ordinator, (Digital Back-End) and our project guide **Mr. Ajithkumar B**, for giving us such a great opportunity by assigning this project. His guidance, support, encouragement and motivation at every step of the project was the key to the successful completion of our project.

We would also like to express our sincere appreciation to **Kaushal Buch**, in guiding us right from the inception till the successful completion of the project. His constant encouragement, dedication, innovative ideas and moral support helped us maintain our progress and complete the project within the prescribed time -frame.

We would like to sincerely acknowledge **Mekhala Muley**, and **Sandeep Choudhari**, for extending their valuable guidance about the technical aspects at all stages of the project without which it would have remained unfulfilled.

We would also like earnestly thank **Sanjay Kudale**, whose expertise, help and analysis of our results led to the successful completion of the project.

We take this opportunity of thanking the entire Digital Back-End team for their cooperation and for spending their quality time which helped us in completing this project.

December 2013 Pranjali Chumbhale
Shreya Shetty

ABSTRACT

The incoherent beamforming technique helps in observing a known pulsar with higher sensitivity to get the pulsar profile. As part of the GMRT backend upgradation system, an incoherent beamformer is implemented on FPGA platform. The goal of the project is set to design the incoherent Packetized Beamformer for R circular and L circular polarizations of 4 antennas on FPGA platform. The Packetized Beamformer will be the first beamformer of its kind to be working at a bandwidth of 400 MHz on the ROACH boards. The design approach was to use the packetized correlator design of F-X engine for 4 antenna and then implement a 4 antenna input incoherent Packetized Beamformer as an add-on to it. The designing part includes developing and implementing beamforming logic and designing the Packetization and Depacketization of the 10GbE packet. The individual logics were tested and verified using the simulation results. Finally the 8 input, i.e., R and L polarizations of 4 antennas, incoherent Packetized Beamformer is implemented on multiple FPGA boards. The report briefly describes Depacketization and offline data processing. The testing of the design is done with noise source and real time radio source like Pulsars. Results of sky tests performed with the Packetized Beamformer are also provided suggesting the beamformer is functional.

TABLE OF CONTENTS

ACKNOWLEDGEMENTS	II
ABSTRACT	
TABLE OF CONTENTS	
LIST OF FIGURES.	
LIST OF ABBREVIATIONS.	
EIGT OF THERE VITTIONS	171
Chapters	
1. Introduction:	1
1.1. Introduction to GMRT:	1
1.2. Introduction to digital backend:	3
1.3. Introduction to the project:	3
1.4. Significance of the project:	3
1.5. Aim and Objectives of the project:	4
1.6. Casper:	4
2. Theoretical concepts:	6
2.1. Interferometry and correlator:	6
2.2. Beamforming- coherent and incoherent;	6
2.3. Pulsar observations requirements:	7
3. Packetized Beamformer Specifications	8
4. Description of the project work:	
4.1. Four antenna Packetized Beamformer Design:	
4.2.Beamformer Subsystem Flowchart:	11
4.3. Beamformer Subsystem Documentation:	12
4.3.1. Input to the subsystem:	14
4.3.2 Writing the Data to RAM:	16
4.3.3.Delay Section:	17
4.3.4.Self-Correlation:	18
4.3.5. Adding Data from all Antennas:	. 19
4.3.6. Creating one value of 128 Timestamp values:	19
4.3.7 Accumulation of Sync cycles:	
4.3.8 Packetization Stage:	27
5. Calculations for Packetized Beamformer	32
5.1 Number of Bits Calculation:	. 32
5.2 Number of Integration Cycles:	. 33
5.3 Integration Time Calculation:	33
5.4.Data Rate Calculation:	35

Chapters

6. Depacketization and Post-Processing	.37
6.1 Depacketization	.37
6.2 Post-Processing	.37
6.3 Logic Used For Separation and Interleaving	37
7.Packetized Beamformer Test Setup	41
8.Testing of Designs and Results	44
8.1 Simulation Results	44
8.2 Sinewave Test Results	46
8.3 Interleaved Data from 8 X – Engines	48
8.4 Role Played By Data Valid	
8.5 Noise Test Results	51
8.6 Improvement in sensitivity with increase in number of antennas	.53
8.7 Pulsar Test	54
9. Add-on to the Beamformer Subsystem	57
9.1 Add-on :On Board Integrator	
9.2 Add-on :Packet Counter	
10. Future work and Recommendation	
11. References	62
Appendix A	63
Appendix B	72
Appendix C	74
Appendix D	78
Appendix E	83
Appendix F	85

LIST OF FIGURES

Figure 1.1: Antenna	1
Figure 1.2: Antenna Array at GMRT	2
Figure 1.3: Virtex 5 ROACH board	5
Figure 2.1: Radiation from Pulsar	7
Figure 4.1: Functions performed by an F-engine	9
Figure 4.2: Flowchart of the Incoherent Beamformer subsystem	. 11
Figure 4.3: Blockdiagram of Incoherent beamformer subsystem-part A	12
Figure 4.4: Blockdiagram of Incoherent beamformer subsystem-part B	13
Figure 4.5: Position of the Incoherent Beamformer subsystem in the Packetized Correlate Design	
Figure 4.6 Working of first part of X-Engine.	. 15
Figure 4.7 Incoming Data Format at the input data port of X-Engine 1	16
Figure 4.8: Writing Data to RAM	16
Figure 4.9: Format of input data	18
Figure 4.10: Adding data from all antenna	19
Figure 4.11: Position of 128 timestamps_to_1_val subsystem	19
Figure 4.12: Generation of control_acc signal:	20
Figure 4.13: Internal structure of 128 timestamps_to_1_val block	20
Figure 4.14: Generation of end_of_cycle	22
Figure 4.15: Generation of Tx_valid and end of frame	
Figure 4.17 Accumulation using Dual Port RAM	26

Figure 4.18 Temporary storage before 10GbE block	. 28
Figure 4.19 10GbE setup in the design.	. 29
Figure 4.20 Signals to the 10GbE.	29
Figure 4.21 UDP packet.	30
Figure 4.22 Data in the UDP packet.	31
Figure 5.1 Wireshark snapshot for 1 integration cycle	34
Figure 5.2 Wireshark snapshot for 2 integration cycles	34
Figure 5.3 Wireshark snapshot for 10 integration cycles	35
Figure 6.1 UDP Packet Header	38
Figure 6.2 Interleaving.	39
Figure 7.1 Connections to F-engine.	41
Figure 7.2 10GbE port connections of X-engine	42
Figure 7.3 Connections between F-engine and X-engine	42
Figure 7.4 Connections from X-engines to control PC via 10 GbE switch	43
Figure 8.1 Simulation: Counter input	44
Figure 8.2 Simulation: Addition of 128 timestamps from all antennas	45
Figure 8.3: Simulation: Output of accumulator block	45
Figure 8.4 Simulation: 10GbE signals.	46
Figure 8.5 Sine-Wave Test Result 1.	47
Figure 8.6 Sine-Wave Test Result 2.	48
Figure 8.7 Interleaving Result for 8 separate files	49
Figure 8.8 Sine-Wave Output – Data Valid Not Used	50
Figure 8.9 Sine-Wave Output – Data Valid Used	51
Figure 8.10 Noise Test Results – 512 Channel spectrum	51
Figure 8.11 Comparision:Packtized Correlator Output vs Packetized Beamformer Output	t.51

Figure 8.12 Noise Test Output for Increasing Number of Antennas	.52
Figure 8.13 PMON Profile for Pulsar B0329+54.	54
Figure 8.14 GSB Output Profile for Pulsar B0329+54.	55
Figure 8.15 EPN Archive Profile for Pulsar B0329+54	.55
Figure 8.16 PMON Profile for Pulsar B0329+54 at 400MHz RF Bandwidth	56
Figure 9.1 Add-on: Generation of new_acc signal	57
Figure 9.2 Add-on: Generation of Tx-valid and end of frame	58
Figure 9.3 Add-on: Multiple Integration Result.	58
Figure 9.4 Data packet with packet counter.	59
Figure 9.5 Add-on: 10 GbE signals for packet counter	59

LIST OF ABBREVIATIONS

GMRT = Giant Metrewave Radio Telescope

FPGA = Field Progammable Gate Array

FFT = Fast Fourier Transform

PA = Phased Array

IA = Incoherent Array

GSB = GMRT Software Backend

ROACH = Reconfigurable Open Architecture Computing Hardware

ADC = Analog to Digital Converter

R = Right circular polarization

L = Left circular polarization

PFB= Polyphase Filter Bank

MAC = Multiplier and Accumulator

10GbE = 10 Gigabyte Ethernet

LUT = look Up Table

PMON = Pulsar Monitoring Software

FIFO = First Input First Output

RF= Radio Frequency